OpenASIP 2.0 has been released by SoC Hub partner Tampere University. The new version of the tools enables customized RISC-V processor generation and is used to automatize the design, generation and programming of the DSP processors integrated to the SoC Hub test chips.
